Printed Pag		ibject Code:- BCSBS0303	
	Ro	oll. No:	
NOID	DA INSTITUTE OF ENGINEERING ANI		
	(An Autonomous Institute Affilia B.Tech		
	SEM: III - THEORY EXAMIN		
	Subject: Computer Organiza	,	
Time: 3 F		Max. Marks:	100
General Ins			
	fy that you have received the question pape		<i>C</i> .
	estion paper comprises of three Sections -1 (MCQ's) & Subjective type questions.	A, B, & C. It consists of Muttiple Choice	
_	m marks for each question are indicated o	on right -hand side of each auestion.	
	e your answers with neat sketches whereve		
4. Assume s	suitable data if necessary.		
•	bly, write the answers in sequential order.		
	t should be left blank. Any written materia	l after a blank sheet will not be	
evaluated/c	спескеа.		
SECTION	<u>V-A</u>		20
1. Attempt	all parts:-		
	The addressing mode which makes use of i	in-direction pointers is	1
	(CO1.K2)		
(a)	Indirect addressing mode		
(b)	Index addressing mode		
(c)	Relative addressing mode	*	
(d)			
	The only language which the computer und	derstands is	1
	(CO1,K2)		
(a)	Assembly Language		
(b)			
(c)	BASIC		
(d)	6 6		1
1-c. If	If A and B are the inputs of a half adder, the (CO2,K2)	ie carry is given by	1
(a)	A AND B		
(b)	A OR B		
(c)	A XOR B		
(d)	A EX-NOR B		
1-d. II	EEE stands for(CO2,K2)		1

	(a)	Instantaneous Electrical Engineering	
	(b)	Institute of Emerging Electrical Engineers	
	(c)	Institute of Emerging Electronic Engineers	
	(d)	Institute of Electrical and electronics engineers	
1-e.	_	is the formula for Hit Ratio.(CO3,K2)	1
	(a)	Hit/(Hit + Miss)	
	(b)	Miss/(Hit + Miss)	
	(c)	(Hit + Miss)/Miss	
	(d)	(Hit + Miss)/Hit	
1-f.	T	The next level of memory hierarchy after the L2 cache is(CO3,K2)	1
	(a)	Secondary storage	
	(b)	Main memory	
	(c)	Register	
	(d)	TLB	
1-g. A _ to d		command is issued to activate the peripheral and to inform it what do.(CO4,K2)	1
	(a)	Control	
	(b)	Status	
	(c)	Data output	
	(d)	Data Input	
1-h.		nstructions that are read from memory by an IOP are sometimes called, o distinguish them from instructions that are read by the CPU.(CO4,K2)	1
	(a)	Commands	
	(b)	Instructions	
	(c)	Program	
	(d)	Subroutine	
1-i.		The pipelining process is also called as(CO5,K2)	1
	(a)	Superscalar operation	
	(b)	Assembly line operation	
	(c)	Von Neumann cycle	
	(d)	None of the mentioned	
1-j.	I	n the instruction ADD A, B, the answer gets stored in(CO5,K2)	1
3	(a)	В	
	(b)	A	
	(c)	Buffer	
	(d)	C	
2. Att		all parts:-	
2.a.	_	Define Relative Addressing modes and Base Register Addressing	2

	Mode.(CO1,K3)	
2.b.	Explain Array Multiplier.(CO2,K2)	2
2.c.	Define Hit, Miss and Hit Ratio.(CO3,K2)	2
2.d.	Write the difference between synchronous and asynchronous serial communication. (CO4,K3)	2
2.e.	Define Interrupts and its type in digital system.(CO5,K2)	2
SECTIO	<u>N-B</u>	30
3. Answe	er any <u>five</u> of the following:-	
3-a.	Explain instruction format. Draw its format with Mode field.(CO1.K2)	6
3-b.	Define direct Addressing modes and indirect Addressing Mode used in Computer Architecture.(CO1,K3)	6
3-c.	Represent (1259.125)10 in IEEE single and double precision format.(CO2,K3)	6
3-d.	Show the flow diagram & multiplication process using Booth's Algorithm for (+4) X (+3). (CO2,K3)	6
3.e.	Explain 2D and 2.5D memory organization.(CO3,K2)	6
3.f.	Explain difference between software and hardware interrupts.(CO4,K2)	6
3.g.	Write short notes on Single-instruction, single-data (SISD) systems.(CO5,K2)	6
SECTIO	<u>N-C</u>	50
4. Answe	er any <u>one</u> of the following:-	
4-a.	Draw the block diagrams for Daisy chaining and Independent Centralized Arbitration schemes.(CO1,K2)	10
4-b.	Explain bus organization for seven CPU registers with the help of block diagram and control word.(CO1,K3)	10
5. Answe	er any <u>one</u> of the following:-	
5-a.	Define Carry Look Ahead Adder. Explain with logic diagram.(CO2,K2)	10
5-b.	Sketch the flow diagram of booth multiplication algorithm and Explain it.(CO2,K2)	10
6. Answe	er any <u>one</u> of the following:-	
6-a.	Write short notes on: i) Hardwired control unit ii) Microprogrammed control unit(CO3,K3)	10
6-b.	Explain three address and zero address instruction with example.(CO3,K3)	10
7. Answe	er any <u>one</u> of the following:-	
7-a.	Differentiate between memory mapped I/O and I/O mapped I/O. Explain with block diagram.(CO4,K3)	10
7-b.	What is DMA Controller? Draw and explain the block diagram of DMA Controller.(CO4,K3)	10
8 Answe	er any one of the following:	

- 8-a. Explain Instruction Pipeline and explain with the help of block diagram.(CO5.K2) 10
- 8-b. Differentiate between pipeline and parallel processing? Explain with the help of block diagram.(CO5,K3)

