Printed	Page:-04	Subject Code:- AEC0404 Roll. No:				
	NOIDA INSTITUTE OF ENGINEERING	AND TECHNOLOGY, GREATER NOIDA				
	(An Autonomous Institute A	ffiliated to AKTU, Lucknow)				
	B.T.	ech				
	SEM: IV - THEORY EXAMI	·				
	Subject: Microprocessor and Microcontroller					
	B Hours	Max. Marks: 100				
	Instructions:					
		aper with the correct course, code, branch etc.				
	uestion paper comprises of three Sec s (MCQ's) & Subjective type questions.	tions -A, B, & C. It consists of Multiple Choice				
	um marks for each question are indicate	d on right -hand side of each question.				
	ite your answers with neat sketches wher					
4. Assumo	e suitable data if necessary.					
5. Prefero	ably, write the answers in sequential orde	r.				
6. No sh	eet should be left blank. Any writte	en material after a blank sheet will not be				
evaluated	d/checked.					
	SECTIO	N A 20				
1. Attem	pt all parts:-					
1-a.	The circuit used to store one bit of da	ta is known as(CO1) 1				
	(a) Register					
	(b) Flip Flop					
	(c) Counter					
	(d) None					
1-b.	How many data lines and address line	es are available in 8085? (CO1)				
	(a) 4,8					
	(b) 8,16					
	(c) 8,8					
	(d) 16,32					
1-c.	What is the function of STC instruction	n? (CO2) 1				
	(a) Store to C Register, the value	e of Accumulator				
	(b) Set Carry to 1					
	(c) Clear the Stack pointer					
	(c) clear the stack pointer					

	(d) None	
1-d.	There are general purpose registers in 8085 processor. (CO2)	1
	(a) 6	
	(b) 7	
	(c) 8	
	(d) 9	
1-e.	The internal RAM memory of the 8051 microcontroller is (CO3)	1
	(a) 32 bytes	
	(b) 64 bytes	
	(c) 128 bytes	
	(d) 256 bytes	
1-f.	If we push data onto the stack then the stack pointer (CO3)	1
	(a) increases with every push	
	(b) decreases with every push	
	(c) Don't get effected	
	(d) None of these	
1-g.	Cortex-M3 processor consist of pipeline. (CO4)	1
	(a) two stages	
	(b) three stages	
	(c) Four stages	
	(d) five stages	
1-h.	When the processor is executing in jazelle state, then all instructions arebit wide. (CO4)	1
	(a) 8	
	(b) 16	
	(c) 32	
	(d) 64	
1-i.	What is the full form of DSB? (CO5)	1
	(a) Data Start Barrier	
	(b) Data Set Barrier	
	(c) Data Synchronization Barrier	
	(d) None of these	
1-j.	Which one of the following instruction is used as sleep mode feature related	1

	(a) CMN			
	(b) WFE			
	(c) REV			
	(d) None			
2. Atten	npt all parts:-			
2.a.	What is a register? (CO1)	2		
2.b.	Name 5 different addressing modes? (CO2)	2		
2.c.	Write a short note on timer mode 1 operation of 8051. (CO3)	2		
2.d.	Discuss the five features of ARM Cortex M0 processor. (CO4)	2		
2.e.	Discuss any two logical instructions of Cortex-M0 processor. (CO5)	2		
	SECTION B	30		
3. Answ	er any <u>five</u> of the following:-			
3-a.	What do you mean by Harvard and Von Neumann architecture? (CO1)	6		
3-b.	Write short note on:	6		
	a. Virtual Memory			
	b. Magnetic Tape			
	c. Cache Memory. (CO1)			
3-c.	List the major features of 8085 microprocessor. (CO2)	6		
3-d.	What is bus? Explain different types of buses. (CO2)	6		
3.e.	What is conditional jump instruction of 8051? Explain various conditions. (CO3)	6		
3.f.	Explain the architecture of ARM Cortex M0 microprocessor with a neat diagram. (CO4)	6		
3.g.	Explain the classification of instruction set available in ARM processor with example. (CO5)	6		
	SECTION C	50		
4. Answ	er any <u>one</u> of the following:-			
4-a.	Explain the difference between each of the following: (CO1)	10		
	i. RAM and ROM			
	ii. RISC and CISC			
4-b.	Describe the concept of memory hierarchy based on size, cost and speed. (CO1)	10		
5. Answer any <u>one</u> of the following:-				

instruction? (CO5)

5-a.	Explain the 8085 microprocessor interrupt system in detail. (CO2)	10
5-b.	What is stack and stack pointer? Explain PUSH and POP instructions. (CO2)	10
6. Answ	ver any <u>one</u> of the following:-	
6-a.	Explain in detail pin diagram of 8051 microcontroller. (CO3)	10
6-b.	Discuss about the organization of internal RAM and special function registers of 8051 microcontroller in detail. (CO3)	10
7. Answ	ver any <u>one</u> of the following:-	
7-a.	How three stage pipeline can be implemented and work efficiently in Cortex M0 processor? (CO4)	10
7-b.	How power efficient and high performance processors can be achieved in ARM Cortex-M0 processor? (CO4)	10
8. Answ	ver any <u>one</u> of the following:-	
8-a.	Explain arithmetic and rotate instructions available in ARM Cortex-M0 instruction set. (CO5)	10
8-b.	Mention the instructions used for shift operations. Explain the same using suitable examples. (CO5)	10