

(d) 4

- 1-d. In FPGA, vertical and horizontal directions are separated by _____. (CO4) 1
- (a) line
 - (b) Channel
 - (c) Strobe
 - (d) Flip-Flop
- 1-e. Once a PAL has been programmed: (CO5) 1
- (a) its outputs are only active HIGHs
 - (b) it cannot be programmed
 - (c) its outputs are only active LOWs
 - (d) its logic capacity is lost

2. Attempt all parts:-

- 2.a. What do you mean by state table or the state diagram? (CO1) 2
- 2.b. What is the difference between synchronous and asynchronous circuit? (CO2) 2
- 2.c. What do you understand by the term flash memory?(CO3) 2
- 2.d. Write two advantages of FPGA? (CO4) 2
- 2.e. What do you mean by Logic Expander? (CO5) 2

SECTION B

20

3. Answer any five of the following:-

- 3-a. Describe Moore Model for FSM design with the help of an example.(CO1) 4
- 3-b. Describe Mealy Model for FSM design with the help of an example. (CO1) 4
- 3-c. How the race around condition in a JK flip-flop can be eliminated? (CO2) 4
- 3-d. Discuss about static and dynamic hazards in asynchronous sequential circuits.(CO2) 4
- 3.e. Write short notes on CPLD programming. (CO3) 4
- 3.f. Draw architecture of XILINX XC4000 and discuss it.(CO4) 4
- 3.g. Discuss Cypress FLASH 370 Macro-cell in brief.(CO5) 4

SECTION C

35

4. Answer any one of the following:-

- 4-a. Draw Mealy state machine for 3 bit Down Counter and the corresponding state table. (CO1) 7
- 4-b. What do you mean by state assignment? Explain its types with the help of 7

examples.(CO1)

5. Answer any one of the following:-

- 5-a. What are the drawbacks of asynchronous sequential circuit? Give the design procedure for asynchronous sequential circuit and illustrate its applications.(CO2) 7
- 5-b. Design a synchronous counter that counts the sequence 000,001,010,011,100,101,110,111,000 Using T flip-flop.(CO2) 7

6. Answer any one of the following:-

- 6-a. Classify Memories and explain EPROM in detail. (CO3) 7
- 6-b. What do you understand by the ROM? Discuss in detail about NAND based ROM.(CO3) 7

7. Answer any one of the following:-

- 7-a. Write some difference between Custom Chips, Standard Cells, and Gate Arrays with diagram. (CO4) 7
- 7-b. Design Full Subtractor using Xilinx XC 4000.(CO4) 7

8. Answer any one of the following:-

- 8-a. Describe in detail ALTERA FLEX 10K Logic Array Block. (CO5) 7
- 8-b. Design & Implement the Boolean Expression $Y=AB+BC+CA$ on CPLD. (CO5) 7

REG. MAY 2024