	•		
Printed	Page:- 03 Subject Code:- AMTVL0202		
	Roll. No:		
	NOIDA INSTITUTE OF ENGINEERING AND TECHNOLOGY, GREATER NOIDA		
(An Autonomous Institute Affiliated to AKTU, Lucknow)			
M.Tech			
SEM: II - THEORY EXAMINATION (2023 - 2024)			
Subject: Low Power VLSI Design			
	3 Hours Max. Marks: 70		
	Instructions:		
	ify that you have received the question paper with the correct course, code, branch etc.		
	uestion paper comprises of three Sections -A, B, & C. It consists of Multiple Choice		
	s (MCQ's) & Subjective type questions.		
	num marks for each question are indicated on right -hand side of each question.  The state your answers with neat sketches wherever necessary.		
	e suitable data if necessary.		
	ably, write the answers in sequential order.		
<b>6.</b> No sheet should be left blank. Any written material after a blank sheet will not be			
evaluated/checked.			
	SECTION A 15		
1. Attempt all parts:-			
1-a.	VLSI technology uses to form integrated circuit. (CO1) 1		
	(a) transistors		
	(b) switches		
	(c) diodes		
	(d) buffers		
1-b.	Simulator converts circuit information to (CO2)		
	(a) design plan		
	(b) does verification		
	(c) set of equations		
	(d) floor plan		
1-с.	How many stable states combinational circuits have? (CO3)		
	(a) 3		
	(b) 4		
	(c) 2		

(d)51-d. Power dissipation in switch logic is (CO4) 1 (a) less (b) more (c) high (d) very less In negative logic convention, the Boolean Logic [1] is equivalent to: (CO5) 1-e. 1 (a) +VDD (b) 0 V (c) -VDD (d) None of the mentioned 2. Attempt all parts:-2 2.a. What is W/ L ratio? (CO1) 2 2.b. What is static power dissipation in CMOS? (CO2) 2.c. What is Gray Code? (CO3) 2 What is the basis of power consumption in VLSI circuit? (CO4) 2.d. 2 2.e. How the propogation delay get affected by increasing fanout? (CO5) 2 **SECTION B** 20 3. Answer any five of the following:-Draw the fabrication steps of NMOS transistor and explain its operation in 3-a. 4 detail. (CO1) 3-b. Why PMOS transistor size is double the size of NMOS transistor? (CO1) 4 3-c. Write short notes on gate oxide thickness. (CO2) 4 3-d. Explain Threshold voltage in CMOS, write it's importance. (CO2) 4 3.e. Write the Excitation table and characteristic equation of T flip flop. (CO3) 4 3.f. What are the objectives of performance management? (CO4) 4 3.q. What is multiplexer? Explain with the help of circuit diagram. (CO5) 4 **SECTION C** 35 4. Answer any one of the following:-7 4-a. Explain parasitic capacitance with the help of diagram. (CO1) 4-b. 7 How can leakage current be reduced in CMOS? Explain with circuit diagram. (CO1)

5. Answ	er any <u>one</u> of the following:-		
5-a.	Explain probabilistic power estimation approaches. (CO2)	7	
5-b.	What are the 5 steps of a simulation? Explain in detail. (CO2)	7	
6. Answer any <u>one</u> of the following:-			
6-a.	Explain briefly the difference between the Mealy model and Moore model. (CO3)	7	
6-b.	What are the differences between synchronous and asynchronous counter? (CO3)	7	
7. Answer any <u>one</u> of the following:-			
7-a.	What is Flow Graph Transformation? Explain in details. (CO4)	7	
7-b.	What is adaptive performance management? Explain. (CO4)	7	
8. Answ	er any <u>one</u> of the following:-		
8-a.	What is CMOS? Implement CMOS circuit of given boolean expression Y=(ab+c+d)'. (CO5)	7	
8-h	What do you mean by Package Co-design of clock network? Explain (CO5)	7	